Share

Xilinx shows PFGA support

18 November 2009

Xilinx extends next generation serial connectivity portfolio from low-cost systems to 100 Gigabit applications and beyond.

Xilinx extends next generation serial connectivity portfolio from low-cost systems to 100 Gigabit applications and beyondXilinx has announced design support for Virtex-6 HXT FPGAs with the 11.3 release of the ISE Design Suite software. Optimised for 40G/100G wired telecommunications and data communications, Virtex-6 HXT FPGAs deliver serial interface technology to designers of ultra-high bandwidth systems with line rates in excess of 11 Gigabits per second (Gbps).

The availability of ISE Design Suite 11.3 gives designers access to a portfolio of connectivity-domain FPGAs spanning the complete spectrum of mainstream, high-end, and ultra high-end serial design applications.

In addition to design support for Virtex-6 HXT FPGAs, the ISE 11.3 release expands protocol support for Spartan-6 and Virtex-6 LXT FPGAs and Virtex-6 SXT FPGAs. XGEMAC, XAUI and RXAUI, Tri-mode Ethernet MAC, Ethernet AVB, SPI4.2 and SPI-3 link are just some of the nearly forty protocols supported by Xilinx serial technology today. Designers now have their choice of connectivity-optimised devices with embedded low-power transceiver options for meeting their SoC (system-on-a-chip) power, reliability, and protocol requirements for a broad range of markets and applications:
· For mainstream applications, Spartan-6 FPGAs with up to eight GTP 3.125Gbps transceivers satisfy the cost, ease-of-use, and low-power needs of high-volume electronics, such as automotive infotainment systems and high-resolution consumer displays.
· For high-end applications, Virtex-6 LXT and SXT FPGAs with up to 36 GTX 6.5Gbps transceivers and performance margins that exceed the demands of high-speed protocols (e.g., Interlaken and PCIe 2.0) are ideal for multi-protocol systems, such as wireless base stations, switches and routers, and professional video equipment.
· For ultra high-end applications, Virtex-6 HXT FPGAs with up to 72 serial I/O channels (48 GTX and 24 11Gbps GTH) transceivers save over 80 percent in transceiver power compared to solutions with external physical layer (PHY) for 40G/100G applications. These include transponders/muxponders, traffic managers, and packet processors for wired communications; high-performance data encryption engines; advanced medical imaging; and digital video production, editing, and broadcast equipment. Xilinx was the first FPGA vendor to offer a single-chip 100G solution for these applications with the introduction of Virtex-5 TXT FPGAs in 2008.

Contact Details and Archive...

Related Articles...

Most Viewed Articles...

Share

Print this page | E-mail this page